Number of Inputs:
Input Names:
Output:
Continue
Σm = (
)
with don't cares (
)
Clear
(If a value is present in both Σm and don't cares, Σm has priority)
Restart
Continue
Solutions:
Generic:
VHDL:
Verilog:
Back
Restart